We report a new approach to integrating high-κ dielectrics in both bottom-and top-gated MoS2 field-effect transistors (FETs) through thermal oxidation and mechanical assembly of layered twodimensional (2D) TaS2. Combined X-ray photoelectron spectroscopy (XPS), optical microscopy, atomic force microscopy (AFM), and capacitance-voltage (C-V) measurements confirm that multilayer TaS2 flakes can be uniformly transformed to Ta2O5 with a high dielectric constant of ~ 15.5 via thermal oxidation, while preserving the geometry and ultra-smooth surfaces of 2D TMDs.
Introduction
Layered transition metal dichalcogenides (TMDs) such as MoS2, MoSe2, and WSe2 have recently emerged as promising post-silicon electronic materials because they have not only demonstrated a multitude of graphene-like properties desirable for flexible electronics including a relatively high carrier mobility, mechanical flexibility, and chemical and thermal stability, but also offer the significant advantage of a substantial band gap essential for low-power digital electronics. [1] [2] [3] [4] [5] [6] In addition, pristine surfaces of TMDs are free of dangling bonds, which reduces surface roughness scattering and interface traps. Recent experimental and theoretical studies have shown that the mobility of monolayer and multilayer TMDs such as MoS2 and MoSe2 is strongly affected by their dielectric environment and the quality of the interface between the channel and dielectric/substrate. [7] [8] [9] [10] [11] Ultraclean hexagonal boron nitride (h-BN) is an ideal substrate/dielectric material in preserving the intrinsic mobility of MoS2 because it has atomically flat surfaces absent of dangling bonds, and is nearly free of charged impurities and charge traps. 12, 13 However, h-BN has a relative low dielectric constant of 3-4, while high-κ dielectrics are needed to optimize the electrostatic control of the channel and minimize operation voltage. [14] [15] [16] In silicon-based electronics, atomic layer deposition (ALD) has been widely used to integrate high-κ gate dielectrics such as Al2O3 and HfO2 with atomically controlled thickness and uniformity. However, the lack of out-of-plane covalent bonds or functional groups on pristine TMD surfaces imposes a significant challenge for high-κ dielectric integration in top-gated TMD devices because ALD requires chemical groups such as hydroxyl groups on the channel surfaces to form conformal and uniform interface layers. [17] [18] [19] [20] To overcome this challenge, Liu et al. have significantly lowered the ALD temperature to grow Al2O3 films on MoS2. 21 However, the coverage and uniformity of Al2O3 thin films grown by low temperature ALD are intricately affected by multiple growth parameters such as pulsing and purging times, process pressure, and cleanliness of the MoS2 surface, leading to poor reproducibility. 22 For instance, small amount of organic and solvent residues on the TMD surfaces have been found to drastically influence the ALD nuclear behavior during the initial stage of deposition. 23 In addition, ALD dielectric films grown at low temperatures tend to contain substantial amount of impurities such as OH and C residues. 24, 25 A variety of surface functionalization methods such as oxygen plasma and ozone have been used to improve the smoothness and uniformity of ALD grown high-κ dielectrics on TMDs. 22, 26, 27 However, highly reactive oxygen plasma and ozone tend to degrade the electrical properties of monolayer and few-layer TMDs through surface oxidation and introduction of defect states. To date, it remains a major challenge to grow highly uniform, atomically smooth and ultrathin high-κ dielectrics on TMD surfaces while preserving the intrinsic channel properties of pristine TMD channels.
In this article, we present a new strategy to integrate high-κ dielectric into MoS2 field-effect transistors through mechanical assembly of Ta2O5 chemically transformed from 2D TaS2. In contrast to relatively inert semiconducting TMDs such as MoS2, MoSe2 and WSe2, metallic TMDs such as TaS2 are prone to surface oxidation in ambient environment. [28] [29] [30] At elevated temperatures, monolayer and multilayer TaS2 can be chemically transformed into atomically flat, spatially uniform and nearly defect-free Ta2O5 insulator via thermal oxidation, as recently demonstrated by the authors. 31 In this work, we have systematically characterized the dielectric properties of Ta2O5 
Results and discussion
To chemically transform TaS2 2D metal into Ta2O5 high-κ dielectric, TaS2 flakes were first mechanically exfoliated on SiO2/Si substrate and subsequently oxidized by heating on a hot plate at 300°C for 3 hours in air. The chemical transformation of TaS2 into Ta2O5 was confirmed by Xray photoelectron spectroscopy (XPS). Figure 1a shows Ta 4f core level XPS spectra of multilayer was transformed into crystalline Ta2O5, the 4% thickness reduction (with nearly unchanged lateral dimensions) observed here suggests that the Ta2O5 has significantly lower density than crystalline Ta2O5 and is likely amorphous.
36, 37
The non-crystalline structure of our Ta2O5 with relatively low density allows the oxygen in air to diffuse deep into the sample and achieve uniform and thorough thermal oxidation. In spite of the chemical and structural transformation, the Ta2O5 flakes display very low root-mean-square (RMS) surface roughness. were first fabricated on Si/SiO2 substrate. Next, selected ultrathin TaS2 flakes produced by mechanical exfoliation were placed on top of the Pt bottom electrodes using a dry transfer method. 31, 39 Subsequently, the TaS2 flakes on Pt were thermally oxidized to Ta2O5 in air. Finally, multiple top electrodes consisting of 10 nm Ti and 30 nm Au were fabricated on top of the Ta2O5 dielectric, where the area of each metal-insulator-metal capacitor is defined by the area of the Ta2O5 dielectric in the overlap region between each top electrode and the bottom electrode. Figure   2b shows the capacitance as a function of the applied DC bias voltage (C-V) of a capacitor with a 13 nm thick Ta2O5 dielectric measured by applying a 500 Hz and 50 mV AC excitation voltage.
The nearly voltage independent capacitance shows negligible hysteresis, indicating that the Ta2O5 dielectric is of high quality because charge traps in the dielectric and at the interfaces usually introduce non-negligible hysteresis. To exclude the background capacitance (e.g. the cable capacitance), we plot the total capacitance as a function of area for capacitors fabricated using the same piece of Ta2O5 with uniform thickness, as shown in figure 2c. , where the off current is limited by the leak current as shown in Figure 3d . In spite of the ultrathin layer thickness (6.5 nm) and relatively small band bap of Ta2O5 (3.8-5.3 eV) as a dielectric, the gate leak current is rather low, suggesting that the thermally oxidized Ta2O5 is highly uniform with very low density of pinholes. We expect that the gate-leak current can be significantly reduced by using high-κ dielectrics with a larger bandgap such as HfO2. Similar to metallic TaS2, HfSe2 is also prone to oxidation in air in spite of the fact that it is a semiconductor with a bulk band-gap comparable to that of balk MoS2. 41, 42 We envision that 2D HfSe2 can be relatively straightforwardly transformed to ultrathin HfO2 high-κ dielectric and integrated into FETs with semiconducting TMD channel materials such as MoS2 by mechanical assembly. The on-current can be increased through contact engineering to further improve the on/off ratio and overall device performance. is calculated from the following equations:
Here Cit and Cox are the interfacial and oxide capacitances, respectively.
For practical application of MoS2 as a channel material in integrated circuits, top-gated
MoS2 FETs with high-κ gate dielectric are needed to individually control each device. A significant advantage of this approach to integrating high-κ dielectrics in 2D electronics is that it circumvents a major challenge encountered in the ALD growth of high-κ dielectrics on TMDs due to the lack of dangling bonds on semiconducting TMD surfaces. , which can be further enhanced by increasing the on-current through the reduction of series resistance. It is worth noting that the drain current starts to saturate at Vtg ~ 0 V, which is mainly caused by the reduction of the effective gate voltage (Vtg_eff) due to the presence of a significant series resistance from the drain/source contacts and the under-lapped regions given by
Vtg_eff =Vtg -RsIds, where Vtg is the applied top-gate voltage, and Rs is the sum of metal/MoS2 contact resistance and the resistance of the under-lapped regions. 43 The presence of a substantial
Rs may also partially contribute to the current saturation in the output characteristics because the effective drain-source bias voltage given by Vds_eff =Vds -2RsIds is also reduced at high Ids. As shown in Figure 4d , a field-effect mobility of μ 61.5 cm 
Methods

XPS measurement
X-ray photoelectron spectroscopy (XPS) measurement was performed using a Kratos Axis Ultra XPS system with a monochromatic Al source. Because TaS2 is sensitive to air, the samples were mechanically exfoliated from bulk crystals right before XPS measurement and then immediately inserted into the XPS chamber to avoid oxidation unless specified otherwise in the manuscript.
Pass energy of 20 eV with 0.1 eV scanning step was used for photoelectron detection. The C 1s reference line at the binding energy of 284.6 eV was used to calibrate the charging effect.
Capacitance-voltage (C-V) measurement
For C-V measurement, parallel-plate capacitors were fabricated by sandwiching an ultrathin Ta2O5 between a pair of metal electrodes. First, bottom electrodes consisting of 10 nm of platinum (Pt) with 5 nm of titanium (Ti) adhesion layer were patterned on Si substrates with 290 nm of thermal oxide using electron beam lithography followed by electron beam deposition and lift-off. Next, TaS2 flakes were produced by mechanical exfoliation of commercial available TaS2 crystals on Poly-dimethylsiloxane (PDMS) stamps and subsequently transferred on top of the Pt electrodes. 49 The TaS2 flakes were then thermally oxidized to Ta2O5 by heating on a hotplate at 300°C for 3 hours in ambient air. Finally, top electrodes were fabricated by e-beam lithography and electron beam deposition of 10 nm Ti and 30 nm Au. The C-V measurements were carried out at room temperature using an Agilent 4284A Precision LCR Meter inside a Lakeshore TTPX probe station.
MoS2 FET fabrication and electrical measurements
To fabricate MoS2 FETs with Ta2O5 gate dielectric and graphite bottom gate, thin graphite flakes were first mechanically exfoliated and transferred onto Si/SiO2 substrates as bottom gates.
Subsequently, multilayer TaS2 flakes were produced by mechanical exfoliation from commercially available TaS2 crystals on PDMS stamps and subsequently transferred onto top of the graphite gates using a home-built precision transfer stage. The substrates were then heated at 300°C for 3 hrs in ambient environment to chemically transform TaS2 
